Notice the difference in color between (e,f) and the rest is due to the thicker ZrO 2 layer used for these devices.
S3. EXTRACTION OF MOBILITY INTERFACE TRAP DENSITY
We estimated the extrinsic low-field-effect mobility using: (1)
where L is the channel length (2 µm), W is the channel width (5 µm), V ds is the voltage applied to the contacts (1V) and C ox is the back-oxide capacitance per unit area, which is based on 20nm of ZrO 2 (with dielectric permittivity of 20) for the back-gate (C ox = 8.85•10 -3 F/m 2 ). The current derivative is taken with respect to the CG voltage, while the PG voltage is kept constant, setting the transistor polarity.
The extraction of the interface trap density (D it ) was performed from the standard expression for the subthreshold-slope (SS):
Considering C D ~ 0, we can extract the minimum C it . C OX can be computed knowing the thickness (t OX = 20 nm) and relative permittivity ( () = 20) of the oxide, and by considering SS min = 85 mV/dec, we obtain:
From here D it can be easily computed as: Fig. S4 shows the full EDX map of the device presented in Fig. 1 . The lack of carbon in the region between the ZrO 2 and the WSe 2 proves it to be empty space, probably caused by partial delamination of the 2D-flake, occurring during the FIB sample preparation. 
S4. FULL EDX MAP

